The self-improvement of static random access memory (SRAM) cell stability by post-fabrication high-voltage stress is experimentally demonstrated and its mechanism is analyzed using 4k device-matrixarray (DMA) SRAM test element group (TEG). It is shown that the stability of unbalance cells is automatically improved by merely applying stress voltage to the V DD terminal of SRAM. It is newly found that |V TH | of the OFF-state pFETs in the SRAM cell is selectively lowered which improves the cell stability and contributes to the self-improvement.
Introduction
The size of metal-oxide-semiconductor field effect transistors (MOSFETs) in large scale integrated circuits (VLSI) has been rapidly scaled down for more than forty years for higher performance, lower power consumption, and higher integration. As the transistors are miniaturized, the random variability of transistor characteristics has become more obvious [1] - [3] : each transistor has different threshold voltage (V TH ) and drain current even though the transistor dimension is the same, leading to severe reduction of circuit operation margin and yield loss in VLSI. It is well known that the random variability is caused by the statistical nature of dopant atoms in the transistor channel which is called random dopant fluctuation (RDF) [4] - [13] . The number and position of impurity atoms in the channel depletion layer, that determine V TH of the transistor, is randomly distributed. The increase in random variability in scaled MOSFETs is one of the most serious obstacles for further device scaling and supply voltage (V DD ) lowering.
Static random access memory (SRAM) is a high-speed, low power memory and is widely used as a cache memory in logic VLSIs including microprocessors and microcontrollers. An SRAM cell is typically composed of six transistors (6T). The 6T SRAM cell has two cross-coupled complementary MOS (CMOS) inverters and two pass gate transistors. It is also well known that the stability of 6T SRAM cells is largely affected by the random variability of transistor characteristics [14] - [19] . A SRAM cell that happens to include extremely high V TH or low V TH transistors is unbalanced. Some of such unbalanced cells are likely to Manuscript fail, in particular at low V DD , which leads to a severe yield loss of SRAM. The stability in the read operation is determined by the balance of six transistors, while the stability in the retention operation is determined by the balance of four transistors that compose the two CMOS inverters. It is more difficult to reduce V DD of SRAM due to this variability issue than V DD of logic circuits. Various circuit techniques and new cell structures have been proposed, including a 8-transistor SRAM cell [17] and a 10-transistor SRAM cell [18] , to improve the cell stability and reduce the minimum operation voltage (V min ) of SRAM. However, these techniques suffer from severe area penalty or speed loss. Therefore, it is essential to develop a new technique to improve the SRAM cell stability even in the existence of transistor variability and reduce V min of logic VLSI for ultra-low power and ultra-low voltage applications.
Recently, we have proposed a new concept of a postfabrication technique to improve the stability of SRAM cells automatically by simply applying stress voltage to the V DD terminal of SRAM cell array [20] , [21] . This technique can apply to the stability self-improvement in both the read operation [20] , [21] and the retention operation [22] . When applied to the retention self-improvement, the stronger nFET and pFET out of four transistors in the two inverters are selectively stressed and their |V TH | is raised (and hence these transistors are weakened), while the weaker nFET and pFET are not stressed, resulting in automatic self-improvement of the cell stability.
In this paper, the post fabrication self-improvement in the retention stability is experimentally demonstrated using 4k SRAM device matrix array (DMA) test element group (TEG). V TH of all transistors in 4k cells before and after stress are measured and the self-improvement mechanisms are investigated by analyzing these data. It is newly found that not only |V TH | of the stronger pFET in the cell is raised, but also |V TH | of the weaker pFET in the cell is selectively lowered, resulting in very effective self-improvement phenomena. voltage is applied to the V DD terminal of SRAM cell array. V DD is raised from 0 V to the stress voltage (3.2 V in this study), keeping the word line (WL) at 0 V. The scan time (stress time) is only several seconds. Since the V TH shift of nFETs was small enough while the |V TH | shift of pFETs is much larger by the stress voltage of 3.2 V, the self-improvement technique in the retention operation is explained based on the pFET |V TH | shift in the following.
Self-Improvement Technique
The SRAM cell is bi-stable in the retention condition when V DD is high enough and can store one bit per cell. The storage node VR can be either "high" or "low" in the bi-stable operation. However, when V DD is very low (for example, 0.1 V), each SRAM cell is not bi-stable because of the unbalance of four transistors that compose two inverters caused by the V TH variability. Then, VR is fixed to only "high" in some cells at very low V DD and VR is fixed to only "low" in the other cells. In this technique, V DD is scanned from 0 V to 3.2 V, and VR is fixed to "high" or "low" at the beginning of the scan.
Here, the reason for fixed "high" or "low" in VR at low V DD is discussed in more detail. Let us assume that VR is fixed to "high" at very low V DD in a certain cell as shown in Fig. 1 . This means that the strength to pull up VR is stronger than the strength to pull up VL. Therefore, TpR or TnL may be stronger (lower |V TH |) than TpL or TnR. Here, we call a pFET connected to the high node as "p-ON" and a pFET connected to the low node as "p-OFF", because the former is at the ON-state and the latter is at the OFF-state. Similarly, "n-ON" and "n-OFF" are defined. It should be noted that, if p-ON is weakened, the cell stability is certainly improved because the strength to pull up VR is weakened. Therefore, it is stated in the following that p-ON is the stronger pFET (that should be weakened for cell stability improvement) and p-OFF is the weaker pFET (that should be strengthened).
Next, let us consider the situation where V DD is raised to 3.2 V. The negative gate bias is automatically applied to only p-ON that is stronger because this transistor is at the ON-state. This bias condition is just the same as that of negative bias temperature instability (NBTI) stress, as shown in Fig. 2(a) . The positively charged interface traps are generated. Then, |V TH | of p-ON is selectively raised and this transistor is weakened. On the other hand, the bias condition of p-OFF which is weaker is shown in Fig. 2(b) . The gate voltage is the same as the source voltage, and the NBTI stress is not applied to p-OFF. As a result, the cell stability is improved [20] - [22] .
Experimental Results

Stress and Measurement Conditions
6T SRAM DMA TEG [21] , [23] , [24] was fabricated by the 40 nm planar bulk technology. In this SRAM DMA TEG, terminals for V DD , WL, two BLs, VL, and VR can be accessed. Hence, characteristics of all 6 transistors as well as static noise margin (SNM) and retention noise margin (RetNM) [19] in each cell can be directly measured.
In order to determine at what temperature the high stress voltage should be applied, the temperature dependence of RetNM was measured. Figure 3 shows measured correlation between RetNM of 4k SRAM cells at 25
• C and 100
• C. It is found that the correlation is not good. This result indicates that stable cells at 25
• C are not necessarily stable at 100
• C. Since the cell unbalance is more severe at higher temperature, the high voltage stress for selfimprovement should be applied at higher temperature. In this study, the high voltage stress to V DD was applied at 100
• C.
Measured |V TH | Shift by High Voltage Stress
First, we pay attention to the |V TH | shift by the high voltage stress in the left pFET (TpL) measured at 100 • C. Figure 4 (a) shows measured |V TH | shift of TpL of 4k SRAM cells by the stress voltage of 3.2 V. The horizontal axis is the cell number. The shift is random: some cells show positive shift while some show negative shift. Since whether VL is fixed to "high" or "low" at low V DD is random, this result is quite reasonable.
Next, we pay attention to the |V TH | shift of p-ON and p-OFF. By checking "high" or "low" of VL and VR, it is easy to determine which pFET is p-ON or p-OFF. The |V TH | shift data of p-ON and p-OFF are extracted from data of all left pFET (TpL) and right pFET (TpR). Figure 4 (b) shows measured |V TH | shift of p-ON which was originally stronger and should be weakened for the self-improvement. It is found that majority of p-ON transistors show positive |V TH | shift, indicating that p-ON is weakened and the self-improvement mechanism works. This positive |V TH | shift is caused by the NBTI stress. Figure 4 (c) shows measured |V TH | shift of p-OFF which is weaker. It is newly found that almost all p-OFF transistors show negative |V TH | shift, indicating that p-OFF which was originally weak is strengthened by the high voltage stress, which is favorable for the self-improvement. The shift is even larger than that of p-ON. The p-OFF transistors are in the OFF-state: gate is high, source is high, and drain is low. Therefore, the gate bias is zero with respect to the source voltage, but the gate bias is positive with respect to the drain voltage. The stress caused by this bias condition is often called the OFF-state stress [25] , [26] . Negative charges are injected into gate dielectric near drain and negative |V TH | shift (positive V TH shift) is observed. Figures 4(b) and (c) show that not all cells exhibit the favorable |V TH | shift, i.e. some cells exhibit negative |V TH | shift of p-ON and positive |V TH | shift of p-OFF, which is the opposite direction to the self-improvement. To investigate the behaviors of |V TH | shifts in more detail, the correlation between |V TH | shift (Δ|V TH |) of p-ON and Δ|V TH | of p-OFF is plotted as shown in Fig. 5 . If the plots are located in the fourth quadrant (positive Δ|V TH | of p-ON and negative Δ|V TH | of p-OFF), the shifts are favorable. It is found that a cluster of cells are plotted in the fourth quadrant in cluster as expected, although some cells are spread out to the third quadrant. However, it is also found that some cells (denoted in the solid symbols in Fig. 5 ) are located in the second quadrant, which may result in the degradation of cell stability. The reason for this unfavorable behavior is discussed later. 
Measured Butterfly Curve
Change by Stress Figure 6 shows examples of measured butterfly curves in the retention condition (WL is 0 V) before and after applying high voltage stress. Here, RetNM(L) is defined as the square of the left eye of the butterfly curve and RetNM(R) is the square of the right eye. RetNM is the smaller square of two eyes of the butterfly curve. The change of butterfly curves by the stress is explained in the following.
As mentioned in Sect. 2, VR is fixed to "low" or "high" at the beginning of the V DD scan. In a cell in Fig. 6(a) , "VR = low" is stable at low V DD , and hence RetNM(R) is larger and RetNM(L) is smaller. The right pFET (TpR) is the p-OFF. When high voltage stress is applied, |V TH | of p-OFF is lowered, and the inverter curve by TpR and TnR moves to the right direction, as shown in Fig. 6(a) . Similarly, raised |V TH | of p-ON moves the inverter curve by TpL and TnL down. In this way, both p-ON and p-OFF contribute to enlarge RetNM(L), resulting in the cell stability improvement. In a cell in Fig. 6(b) , on the other hand, "VR = high" is stable, and hence RetNM(R) is smaller. In this specific cell, only negative Δ|V TH | of p-OFF contributes but no Δ|V TH | of p-ON is observed. The cell stability of this cell is also improved because RetNM(R) is enlarged. Figure 7 shows measured RetNM distributions before and after the high voltage stress to V DD in 4k SRAM cells. Clear improvement of RetNM is observed, particularly in the worst cell that have originally the smallest RetNM. Since V min is determined by the worst cell, this self-improvement technique largely contributes to the yield enhancement of SRAM cells.
Retention Noise Margin Improvement
Analysis of |V TH | Distributions
Here, we get back to the discussions of |V TH | distributions in cell transistors. Figure 8 shows |V TH | distributions of n-ON, n-OFF, p-ON, and p-OFF before and after high voltage stress. n-ON and n-OFF show almost no V TH shift by high voltage stress of 3.2 V, as mentioned in Sect. 2. A slight |V TH | increase and no variability degradation are observed in p-ON. However, it should be noted that not only large |V TH | decrease but also variability degradation is clear observed in p-OFF as shown in Fig. 8(d) . It is indicated that, in this self-improvement technique, SRAM cell stability is improved but the transistor variability is degraded.
This phenomenon is well explained by the variability of pair-matched transistors. Figure 9 shows the measured distribution of the |V TH | difference in the left and right pFETs (TpL and TpR) in 4k SRAM cells. The |V TH | matching of two pFETs in a cell is greatly improved. The cell stability is basically determined by the matching of transistors. By the high voltage stress, the stronger pFETs are weakened and the weaker pFETs are strengthened, resulting in improved matching of pFETs. This mechanism contributes to the selfimprovement of SRAM cell stability. 3.6 Analysis of RetNM Improvement Figure 10 shows correlation between RetNM improvement and initial RetNM before stress. Apparently, negative correlation is observed, indicating that more unbalance cells, which originally have small RetNM, are saved. Clear improvement of RetNM is observed in worst cells, and V min is apparently improved. RetNM of some cells that have originally large RetNM is degraded as shown in the figure. Figure 11 shows measured correlation between RetNM before stress and RetNM after stress. Similarly to Fig. 8 , the stability of SRAM cells that were originally unstable are saved. Originally stable cells that have large RetNM before stress still have sufficient large RetNM after stress. Therefore, although the stability of some stable cells is degraded by the high voltage stress, this phenomenon does not result in yield loss of SRAM.
In Fig. 11 , the cells that show the opposite |V TH | shift in Fig. 5 are denoted in the solid symbols. It is found that all the cells that were originally unstable (small RetNM before stress) are favorably shifted by the high voltage stress, and cells that show the opposite |V TH | shift are originally stable cells. It is considered that these cells are so stable that "high" or "low" of the storage nodes is not determined at the beginning of V DD scan. As a result, p-ON and p-OFF are interchanged resulting in the opposite |V TH | shift. Anyway, this phenomenon does not result in yield loss of SRAM, either.
Reliability
The most serious concern of this post-fabrication selfimprovement technique of SRAM cells is the reliability. Since the cell transistors are subjected to high voltage stress of 3.2 V, the degradation of transistor characteristics should be examined. It is well known that |V TH | shift by the NBTI stress will be recovered. Therefore, a long-term stability of the self-improved SRAM cells should be also examined. The reliability issues of this self-improvement technique are out of scope of this paper, and some experimental results on reliability will be reported elsewhere [27] .
Conclusions
A new concept of post-fabrication self-improvement technique of SRAM cell stability is experimentally demonstrated in 4k SRAM cells. It is newly found that, not only the stronger pFET in a cell is weakened, but also the weaker pFET is strengthened by the OFF-state stress due to high voltage stress, which contributes to the self-improvement of SRAM cell stability. This post-fabrication technique will be essential in improving degraded yield of future large-scale SRAM with increased transistor variability.
